· K		
	Application No.	Applicant(s)
Notice of Allowability	09/894,205	KURATA, KAZUSHI
	Examiner	Art Unit
	William M. Treat	2183
The MAILING DATE of this communication appears All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIOF the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this apply or other appropriate communication IGHTS. This application is subject to B and MPEP 1308.	olication. If not included will be mailed in due course. THIS
1. This communication is responsive to the paper filed on 7/25/05.		
2. ☑ The allowed claim(s) is/are <u>25-28,30-36,38,39 and 41-45</u> .		
3.		
Attachment(s) 1. ☐ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☐ Information Disclosure Statements (PTO-1449 or PTO/SB/06 Paper No./Mail Date	6. ⊠ Interview Summary (Paper No./Mail Date 8), 7. ⊠ Examiner's Amendm	20050929 .
		WILLIAM M TREAT

WILLIAM M. TREAT PRIMARY EXAMINER Application/Control Number: 09/894,205 Page 2

Art Unit: 2183

1. Authorization for this examiner's amendment was given in a telephone interview with Douglas P. Mueller on 9/29/2005.

- Claim 25 should be amended as follows:
- 25. (Currently Amended) A data processing device programmed for reading in and executing instructions in a certain sequence, the data processing device comprising:
 - a fetch portion for reading in a computational instruction;
- a decoding portion for decoding the computational instruction that has been read in;

an execution portion for executing the computational instruction in accordance with a decoding of the computational instruction;

a sequencer for updating an output to one of at least three different states as a conditional execution status in response to each instruction decoding operation among the computational instruction and subsequent instructions including a plurality of instructions that are sequentially arranged as an instruction sequence after the computational instruction; and

an instruction overriding control circuit for controlling an overriding of any instruction of the subsequent instructions in response to the conditional execution status updated by the sequencer, the overriding of any instruction designated in response to a value of a status flag determined by execution of the computational instruction and the conditional execution status updated by the sequencer.

3. Any inquiry concerning this communication should be directed to William M.

Treat at telephone number (571) 272-4175. The examiner works at home on

Wednesdays but may normally be reached on Wednesdays by leaving a voice message using his office phone number. The examiner also works a flexible schedule but may

Art Unit: 2183

normally be reached in the afternoon and evening on three of the four remaining weekdays.

4. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MSII

WILLIAM M. TREAT PRIMARY EXAMINER